Share
A Phase Locked Loop Based Integer N Frequency Synthesizer
Jyoti P. Patra
(Author)
·
Umesh C. Pati
(Author)
·
LAP Lambert Academic Publishing
· Paperback
A Phase Locked Loop Based Integer N Frequency Synthesizer - Patra, Jyoti P. ; Pati, Umesh C.
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My Wishlists
Origin: U.S.A.
(Import costs included in the price)
It will be shipped from our warehouse between
Wednesday, August 14 and
Wednesday, August 21.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.
Synopsis "A Phase Locked Loop Based Integer N Frequency Synthesizer"
The present work describes about a phase locked loop (PLL) based integer n frequency synthesizer for unlicensed national information infrastructure (UNII) lower band. It covers a frequency range of 5.15 - 5.25 GHz which is used by IEEE 802.11a. For simplification of design, the channel spacing of the frequency synthesizer is taken to be 5 MHz. The frequency synthesizer consists of a phase frequency detector (PFD), a charge pump (CP), a second order loop filter (LP), a voltage controlled oscillator (VCO) and a programmable divider block (PD). The dual modulus prescaler based programmable divider is used for the frequency synthesizer purpose because it is the most popular technique due to its versatility and facility of implementation. All the frequency synthesizer components are modeled using SIMULINK environment. The frequency synthesizer performance is simulated in terms of Root locus, step response and Bode plot methods using MATLAB in order to check the correct transfer function and stability. Simulation results of the integer frequency synthesizer confirm the validation of the model.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.
✓ Producto agregado correctamente al carro, Ir a Pagar.
