Share
Dual Core Risc Processor With Configurable Hardware Using Verilog
Kumar Nishant (Author)
·
Lap Lambert Academic Publishing
· Paperback
Dual Core Risc Processor With Configurable Hardware Using Verilog - Kumar Nishant
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My Wishlists
Origin: Spain
(Import costs included in the price)
It will be shipped from our warehouse between
Thursday, August 01 and
Thursday, August 08.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.
Synopsis "Dual Core Risc Processor With Configurable Hardware Using Verilog"
This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.
✓ Producto agregado correctamente al carro, Ir a Pagar.