Share
Enhanced Low power CMOS Current Mirror Design
Nitin Malik
(Author)
·
Puja Acharya
(Author)
·
LAP Lambert Academic Publishing
· Paperback
Enhanced Low power CMOS Current Mirror Design - Malik, Nitin ; Acharya, Puja
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My Wishlists
Origin: U.S.A.
(Import costs included in the price)
It will be shipped from our warehouse between
Thursday, July 25 and
Thursday, August 01.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.
Synopsis "Enhanced Low power CMOS Current Mirror Design"
With the advent of the portable electronic and mobile communication systems low-voltage and low-power mixed mode circuit design has gained importance. For the operation of such systems like hearing aids, implantable cardiac pacemakers, cell-phones and hand held multimedia terminals etc. battery is the main source of power. They require low power dissipation so as to have reasonable battery life and weight. Designing High Performance analog circuits is becoming increasingly challenging with the persistent trend toward reduced supply voltages. Level shifted low voltage CMOS current mirror topology was selected and optimized to get the desired results by varying dimensions of transistors and biasing voltages. Dynamic range has improved by a factor of 800 A and bandwidth has improved by more than 189 MHz as compared to the reference work. The power dissipation has improved by more than 40%.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.
✓ Producto agregado correctamente al carro, Ir a Pagar.
