Millions of books in English, Spanish and other languages. Free UK delivery 

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada formal equivalence checking and design debugging
Type
Physical Book
Language
English
Pages
248
ISBN
079238184X
ISBN13
9780792381846

formal equivalence checking and design debugging

Kwang-Ting (Tim) Cheng,Shi-Yu Huang (Author) · springer publishing map · Physical Book

formal equivalence checking and design debugging - kwang-ting (tim) cheng,shi-yu huang

New Book

£ 206.53

  • Condition: New
Origin: U.S.A. (Import costs included in the price)
It will be shipped from our warehouse between Thursday, July 18 and Thursday, July 25.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.

Synopsis "formal equivalence checking and design debugging"

formal equivalence checking and design debugging covers two major topics in design verification: logic equivalence checking and design debugging. the first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail. the second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. this part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, errortracer and autofix, developed by the authors. from the foreword: `with the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (asic) industry will experience the first radical methodological revolution since the adoption of logic synthesis. equivalence checking is one of the two critical elements of this methodological revolution. this book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the cad researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits. kurt keutzer, university of california, berkeley

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews