Share
Logic Synthesis and Soc Prototyping: Rtl Design Using VHDL
Vaibbhav Taraate
(Author)
·
Springer
· Hardcover
Logic Synthesis and Soc Prototyping: Rtl Design Using VHDL - Taraate, Vaibbhav
Out of Stock
We'll email you when the book is available again
Synopsis "Logic Synthesis and Soc Prototyping: Rtl Design Using VHDL"
Emphasises SOC architecture and micro-architecture design with case studies Consists of the practical scenarios and issues and helpful to graduate students and professionals Covers SOC Design, implementation using VHDL, Synthesis and timing analysis Covers key case studies in the generic form for processor, buses, interfaces, memory controllers, DSP and Video controllers
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Hardcover.
✓ Producto agregado correctamente al carro, Ir a Pagar.
